Explore topic-wise InterviewSolutions in .

This section includes InterviewSolutions, each offering curated multiple-choice questions to sharpen your knowledge and support exam preparation. Choose a topic below to get started.

51.

The Collector feedback is done by connecting a resistor from the collector to the __________(a) Emitter(b) Base(c) Supply voltage(d) Bias voltageI have been asked this question in an interview for job.I'd like to ask this question from Collector Feedback Configuration topic in chapter Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

The correct answer is (b) BASE

Easy EXPLANATION: The collector feedback configuration is done by connecting a RESISTOR from the collector to the base VOLTAGE. This is done to stabilize the biasing voltage against thermal runaway.

52.

What are the effects on the output voltage if the Collector resistance increases in a Collector feedback configuration?(a) Not much effect(b) Bias voltage reduces(c) Bias voltage increases(d) Bias voltage doublesThis question was posed to me during an interview for a job.The query is from Collector Feedback Configuration topic in division Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

Right answer is (a) Not much effect

Easy EXPLANATION: The increase in COLLECTOR resistance doesn’t have much IMPACT on the output voltage SINCE the BIAS voltage is kept stable by the feedback operation. After all, one of the important applications of feedback is increasing stability and the output voltage is kept stable by this configuration.

53.

What kind of configuration is this?(a) Collector feedback(b) Base Bias(c) Self Bias(d) No biasThis question was addressed to me in exam.Asked question is from Collector Feedback Configuration in portion Transistor Biasing and Low Frequencies of Analog Circuits

Answer» CORRECT answer is (d) No bias

To elaborate: The transistor isn’t BIASED SINCE the voltage drop from the BASE to the COLLECTOR is 0. The transistor action won’t get be manifested.
54.

If the current gain of the transistor is β, what is the stability factor pertaining to IC and ICO?(a) β+1/{1 + β * R1/(R1 + β)}(b) β+1(c) β+1/{1 + β * R2/(R1 + β)}(d) β+1/{1 + (R1 + β)}I got this question in homework.Enquiry is from Collector Feedback Configuration in division Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

Right option is (a) β+1/{1 + β * R1/(R1 + β)}

Easy explanation: The stability factor is determined by calculating the change in IC with respect to the change in ICO. Hence, we can SIMPLY apply the method of K.V.L. and derive a RELATION between these two currents. After DIFFERENTIATION, we’ll get the stability factor as β+1/{1 + β * R1/(R1 + β)}.

55.

To keep the B.J.T. in the active region, what should be the relation between R1 and R2?(a) R1 >> R2(b) R1

Answer»

Correct CHOICE is (b) R1 << R2

For explanation I would say: The feedback resistance should be MUCH smaller than the COLLECTOR resistance SINCE we NEED to reduce the sensitivity of the collector current to the current gain. Typically, R2 should be lower than R1 by a factor of β.

56.

From the base bias to the collector feedback configuration, the stability facto S reduces by a factor of __________(a) 1 + R1/(R1 + β)(b) 1 + β * R1/(R1 + β)(c) β * R1/(R1 + β)(d) R1/(R1 + β)I had been asked this question in final exam.My question comes from Collector Feedback Configuration topic in portion Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

The correct answer is (b) 1 + β * R1/(R1 + β)

To EXPLAIN I would say: This can be simply OBSERVED from the stability FACTORS of both cases. The correct factor is 1 + β * R1/(R1 + β).

57.

What is the stability factor against VBE for the collector feedback configuration?(a) β/(Rc * (1 + β))(b) -β/(RB + Rc * (1 + β))(c) β/(RB + Rc * (1 + β))(d) -β/(Rc * (1 + β))I have been asked this question during an online interview.My question is from Collector Feedback Configuration in section Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

The correct option is (c) β/(RB + Rc * (1 + β))

To EXPLAIN: This is easily derived from the COLLECTOR feedback configuration by using the METHOD of K.V.L. deriving a relation between the collector current and the base emitter voltage. It should be noted that the stability against VBE INCREASES in comparison to the base bias comparison.

58.

If β = 100, what should be the ratio of the collector to base resistance for achieving insensitivity to β?(a) 110(b) 90(c) 20(d) 140The question was posed to me in final exam.This interesting question is from Collector Feedback Configuration in chapter Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

Right answer is (d) 140

Easiest explanation: The Base resistance should be substantially lower than the COLLECTOR resistance by a FACTOR of β. 110 is a good CHOICE but provided 140 is present as an option, a better choice is a factor of 140.

59.

What is the condition of stability of the following circuit?(a) Highly stable(b) Poorly stable(c) Marginally stable(d) UnstableThis question was posed to me during an online exam.My query is from Collector Feedback Configuration in portion Transistor Biasing and Low Frequencies of Analog Circuits

Answer» RIGHT choice is (b) Poorly stable

Explanation: The Collector feedback configuration does make the biasing stable but here, the collector and the base RESISTANCES are same. HENCE, we CONCLUDE that the circuit is poorly stable. The base resistance should be substantially LOWER than the collector resistance.
60.

Why are we worried about β during the Collector feedback configuration?(a) To maintain a stable q-point irrespective of β(b) To increase the gain(c) To decrease the output impedance(d) To maintain a stable input impedanceI have been asked this question during a job interview.The above asked question is from Collector Feedback Configuration topic in section Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

The correct OPTION is (a) To maintain a stable q-point irrespective of β

Explanation: If we change the DEVICE, β changes. But we want to keep the q-point stable so that CIRCUIT if represented as a black box, would provide the same characteristics and not be highly DEPENDENT on the transistor. Hence, we want to MAKE the circuit insensitive to β.

61.

The stability factors change from npn to pnp transistor.(a) True(b) FalseThis question was posed to me by my college professor while I was bunking the class.My question comes from Collector Feedback Configuration topic in chapter Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

Right answer is (b) False

To explain I WOULD say: The stability FACTORS are independent of WHETHER the transistor is of npn or pnp type. It is only dependent on β and the impedance connected to the terminals of the transistor of a hyperbola.

62.

The frequency f1 and f2 from the below picture are respectively called ___________(a) lower cut-off frequency and upper cut-off frequency(b) upper cut-off frequency and lower cut-off frequency(c) left frequency, right frequency(d) there is no specific nameI had been asked this question by my school teacher while I was bunking the class.I'm obligated to ask this question of General Frequency Consideration topic in chapter Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

Right answer is (a) lower cut-off FREQUENCY and upper cut-off frequency

To elaborate: The frequencies are CALLED lower cut-off frequency and upper cut-off frequency. At these frequencies power of the SIGNAL becomes half of its original value, 3dB LESS than the MAXIMUM and they are also called 3dB cut-off frequencies.

63.

Bandwidth of amplifier is __________(a) Difference between upper cut-off frequency and lower cut-off frequency(b) Sum of upper cut-off frequency and lower cut-off frequency(c) Average of upper cut-off frequency and lower cut-off frequency(d) Independent to cut off frequencyThis question was posed to me at a job interview.Origin of the question is General Frequency Consideration in division Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

Right option is (a) Difference between upper cut-off FREQUENCY and LOWER cut-off frequency

Explanation: 3DB bandwidth of an amplifier is the difference between upper cut-off frequency and lower cut-off frequency. The unity gain bandwidth is the difference between frequencies where gain is 1.

64.

At 3dB cut-off frequency the voltage gain will be __________(a) 100% of maximum gain(b) 70.7% of maximum gain(c) 80.7% of maximum gain(d) 47.5% of maximum gainThe question was posed to me by my college director while I was bunking the class.This key question is from General Frequency Consideration in portion Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

Right option is (B) 70.7% of MAXIMUM gain

Explanation: 3dB cut-off frequency is the frequency at which the power becomes HALF of its maximum value. That is the voltage gain becomes 0.707 times maximum voltage gain.

65.

At 3dB cut-off frequencies power will be __________(a) Half of maximum value(b) Quarter of maximum value(c) 70.7% of maximum value(d) Same as maximum valueThis question was posed to me in final exam.The question is from General Frequency Consideration topic in section Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

The correct OPTION is (a) HALF of MAXIMUM VALUE

The best explanation: 3DB cut-off frequency is the frequency at which the power becomes half of its maximum value. That is the voltage gain becomes 0.707 times maximum voltage gain. The importance of 3dB points is that for a human ear, it will not notice the fall in power of the signal up to 50% of maximum power.

66.

A voltage amplifier has a voltage gain of 100. What will be gain at 3dB cut-off frequencies?(a) 70.7(b) 80.7(c) 45.7(d) 50I had been asked this question by my school teacher while I was bunking the class.Question is taken from General Frequency Consideration in division Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

Right answer is (a) 70.7

Best explanation: 3dB cut-off frequency is the frequency at which the power becomes HALF of its maximum value. That is the VOLTAGE GAIN becomes 0.707 times maximum voltage gain. THEREFORE if voltage gain is 100 then gain at 3dB frequencies will be

100 x 0.707 = 70.7.

67.

What is the roll-off rate of single order filter?(a) 20dB/decade(b) 5dB/octave(c) 40dB/decade(d) 10dB/octaveI had been asked this question by my college director while I was bunking the class.This is a very interesting question from General Frequency Consideration topic in portion Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

Correct option is (a) 20dB/decade

Easy explanation: At lower and HIGHER frequencies the GAIN is decreasing. This fall or DECREASE in gain is known as roll-off rate. It is COMMONLY specified in dB/octave or dB/decade. For a single order FILTER, the roll-off rate is 6dB/octave or 20dB/decade.

68.

-6dB is equivalent to __________ power gain.(a) 0.5(b) 0.25(c) 0.75(d) 0.8I have been asked this question by my college director while I was bunking the class.My question is taken from General Frequency Consideration in section Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

Correct choice is (b) 0.25

The EXPLANATION is: The RELATION between dB and power gain is

 dB = 10 log(power gain)

 That is power gain for -6DB is

 10(-6 /10) = 0.251.

69.

Voltage gain of 1,00,000 is equivalent to __________(a) 10dB(b) 1000dB(c) 100dB(d) 50dBThe question was asked by my school teacher while I was bunking the class.I want to ask this question from General Frequency Consideration in chapter Transistor Biasing and Low Frequencies of Analog Circuits

Answer» RIGHT choice is (C) 100dB

Easy explanation: dB = 20 log(VOLTAGE gain)

 Therefor 100000 voltage gain is EQUIVALENT to

 20 log(1,00,000)dB = 100 dB.
70.

If the output power from an audio amplifier is measured at 100W when the signal frequency is 1kHz, and 1W when the signal frequency is 10kHz. Calculate the dB change in power.(a) -10dB(b) -20dB(c) -30dB(d) 15dBThis question was posed to me during an online exam.My query is from General Frequency Consideration in portion Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

The correct choice is (b) -20dB

For explanation: The initial POWER GAIN in dB = 10 LOG (output power)

= 10 log(100) = 20dB

The final power gain in dB = 10 log(output power)

= 10 log(1) = 0 dB

So change in power = final power – initial power

= 0-20= -20dB.

71.

If an electronic system produces a 48mV output voltage when a 12mV signal is applied, calculate the decibel value of the systems output voltage gain.(a) 12dB(b) 6dB(c) 20dB(d) 4dBI had been asked this question during an interview.My question comes from General Frequency Consideration topic in chapter Transistor Biasing and Low Frequencies of Analog Circuits

Answer»

Correct CHOICE is (a) 12dB

Easy explanation: Gain of the system is = output VOLTAGE/input voltage

= 48/12 = 4

Gain in dB = 20 LOG(voltage gain)

= 20 log(4) = 12.04 dB.