InterviewSolution
Saved Bookmarks
| 1. |
Consider an array multiplier for multiplying two n bit numbers. If each gate in the circuit has a unit delay, the total delay of the multiplier is(A) Θ(1)(B) Θ(log n)(C) Θ(n)(D) Θ(n2) |
| Answer» None | |