In Cmos Technology, In Digital Design, Why Do We Design The Size Of P

1.	In Cmos Technology, In Digital Design, Why Do We Design The Size Of Pmos To Be Higher Than The Nmos.what Determines The Size Of Pmos Wrt Nmos. Though This Is A Simple Question Try To List All The Reasons Possible?
Answer» In PMOS the carriers are holes WHOSE mobility is less[ APRROX half ] than the electrons, the carriers in NMOS. That means PMOS is slower than an NMOS. In CMOS TECHNOLOGY, nmos helps in pulling down the output to ground ann PMOS helps in pulling up the output to Vdd. If the sizes of PMOS and NMOS are the same, then PMOS takes long TIME to charge up the output node. If we have a larger PMOS than there will be more carriers to charge the node quickly and overcome the slow nature of PMOS . Basically we do all this to GET equal rise and fall times for the output node. In PMOS the carriers are holes whose mobility is less[ aprrox half ] than the electrons, the carriers in NMOS. That means PMOS is slower than an NMOS. In CMOS technology, nmos helps in pulling down the output to ground ann PMOS helps in pulling up the output to Vdd. If the sizes of PMOS and NMOS are the same, then PMOS takes long time to charge up the output node. If we have a larger PMOS than there will be more carriers to charge the node quickly and overcome the slow nature of PMOS . Basically we do all this to get equal rise and fall times for the output node.

In Cmos Technology, In Digital Design, Why Do We Design The Size Of Pmos To Be Higher Than The Nmos.what Determines The Size Of Pmos Wrt Nmos. Though This Is A Simple Question Try To List All The Reasons Possible?

Answer»

In PMOS the carriers are holes WHOSE mobility is less[ APRROX half ] than the electrons, the carriers in NMOS. That means PMOS is slower than an NMOS. In CMOS TECHNOLOGY, nmos helps in pulling down the output to ground ann PMOS helps in pulling up the output to Vdd. If the sizes of PMOS and NMOS are the same, then PMOS takes long TIME to charge up the output node. If we have a larger PMOS than there will be more carriers to charge the node quickly and overcome the slow nature of PMOS . Basically we do all this to GET equal rise and fall times for the output node.

In PMOS the carriers are holes whose mobility is less[ aprrox half ] than the electrons, the carriers in NMOS. That means PMOS is slower than an NMOS. In CMOS technology, nmos helps in pulling down the output to ground ann PMOS helps in pulling up the output to Vdd. If the sizes of PMOS and NMOS are the same, then PMOS takes long time to charge up the output node. If we have a larger PMOS than there will be more carriers to charge the node quickly and overcome the slow nature of PMOS . Basically we do all this to get equal rise and fall times for the output node.

In Cmos Technology, In Digital Design, Why Do We Design The Size Of Pmos To Be Higher Than The Nmos.what Determines The Size Of Pmos Wrt Nmos. Though This Is A Simple Question Try To List All The Reasons Possible?

Discussion

No Comment Found

Related InterviewSolutions

Reply to Comment