InterviewSolution
Saved Bookmarks
| 1. |
Timing jitter can be reduced by(a) Good power supply isolation(b) Stable clock reference(c) Good power supply isolation & Stable clock reference(d) None of the mentionedThis question was addressed to me in final exam.My doubt is from Sources of Corruption topic in section Formatting and Baseband Modulation of Digital Communications |
|
Answer» The CORRECT ANSWER is (c) Good POWER supply isolation & Stable clock reference |
|