When Should A Master Assert And Deassert The Block Signal For A Locke

Subject not found.

1.	When Should A Master Assert And Deassert The Block Signal For A Locked Transfer?
Answer» The GLOCK signal must be asserted at least one cycle before the start of the address phase of a LOCKED transfer. This is required so that the arbiter can sample the HLOCK signal as HIGH at the start of the address phase. The MASTER should deassert the HLOCK signal when the address phase of the last transfer in the locked sequence has STARTED. The GLOCK signal must be asserted at least one cycle before the start of the address phase of a locked transfer. This is required so that the arbiter can sample the HLOCK signal as high at the start of the address phase. The master should deassert the HLOCK signal when the address phase of the last transfer in the locked sequence has started.

When Should A Master Assert And Deassert The Block Signal For A Locked Transfer?

Answer»

The GLOCK signal must be asserted at least one cycle before the start of the address phase of a LOCKED transfer. This is required so that the arbiter can sample the HLOCK signal as HIGH at the start of the address phase.

The MASTER should deassert the HLOCK signal when the address phase of the last transfer in the locked sequence has STARTED.

The GLOCK signal must be asserted at least one cycle before the start of the address phase of a locked transfer. This is required so that the arbiter can sample the HLOCK signal as high at the start of the address phase.

The master should deassert the HLOCK signal when the address phase of the last transfer in the locked sequence has started.

Discussion

No Comment Found

Related InterviewSolutions

What Is The Difference Between Split And Retry Responses?
Can A Slave Use Both Split And Retry Responses?
Do All Slaves Have To Support The Split And Retry Responses?
Can A Slave Assert Hsplitx In The Same Cycle That It Gives A Split Response?
Will A Master Always Lose The Bus After A Split Response?
Can A Split Or Retry Response Be Given At Any Point During A Burst?
Do All Masters Have To Support Split And Retry?
What Address Should Be On The Bus During The Idle Cycle After A Split Or Retry?
What Value Should Be Used For Htrans When An Ahb Master Gets A Retry Response From A Slave In The Middle Of Burst?
How Should Ahb To Apb Bridges Handle Accesses That Are Not 32-bits?