Can You Explain What Struck At Zero Means?

1.	Can You Explain What Struck At Zero Means?
Answer» These stuck-at problems will APPEAR in ASIC. Some times, the nodes will permanently tie to 1 or 0 because of some FAULT. To avoid that, we need to provide TESTABILITY in RTL. If it is permanently 1 it is called stuck-at-1 If it is permanently 0 it is called stuck-at-0. These stuck-at problems will appear in ASIC. Some times, the nodes will permanently tie to 1 or 0 because of some fault. To avoid that, we need to provide testability in RTL. If it is permanently 1 it is called stuck-at-1 If it is permanently 0 it is called stuck-at-0.

Answer»

These stuck-at problems will APPEAR in ASIC. Some times, the nodes will permanently tie to 1 or 0 because of some FAULT. To avoid that, we need to provide TESTABILITY in RTL. If it is permanently 1 it is called stuck-at-1 If it is permanently 0 it is called stuck-at-0.

These stuck-at problems will appear in ASIC. Some times, the nodes will permanently tie to 1 or 0 because of some fault. To avoid that, we need to provide testability in RTL. If it is permanently 1 it is called stuck-at-1 If it is permanently 0 it is called stuck-at-0.

Discussion

No Comment Found

Related InterviewSolutions

We Need To Sample An Input Or Output Something At Different Rates, But I Need To Vary The Rate? What's A Clean Way To Do This?
What Is Synthesis?
When Are Dft And Formal Verification Used?
There Are Two Major Fpga Companies: Xilinx And Altera. Xilinx Tends To Promote Its Hard Processor Cores And Altera Tends To Promote Its Soft Processor Cores. What Is The Difference Between A Hard Processor Core And A Soft Processor Core?
What Is Dft ?
What Is Lvs And Why Do We Do That. What Is The Difference Between Lvs And Drc?
What Is The Purpose Of Drc?
Suggest Some Ways To Increase Clock Frequency?
Given Two Asics. One Has Setup Violation And The Other Has Hold Violation. How Can They Be Made To Work Together Without Modifying The Design?
Compare Pll & Dll ?