What Logic Is Inferred When There Are Multiple Assign Statements Targ

1.	What Logic Is Inferred When There Are Multiple Assign Statements Targeting The Same Wire?
Answer» It is illegal to specify multiple assign statements to the same wire in a SYNTHESIZABLE code that will become an output PORT of the module. The synthesis tools give a SYNTAX ERROR that a net is being driven by more than one source. However, it is legal to DRIVE a three-state wire by multiple assign statements. It is illegal to specify multiple assign statements to the same wire in a synthesizable code that will become an output port of the module. The synthesis tools give a syntax error that a net is being driven by more than one source. However, it is legal to drive a three-state wire by multiple assign statements.

What Logic Is Inferred When There Are Multiple Assign Statements Targeting The Same Wire?

Answer»

It is illegal to specify multiple assign statements to the same wire in a SYNTHESIZABLE code that will become an output PORT of the module. The synthesis tools give a SYNTAX ERROR that a net is being driven by more than one source. However, it is legal to DRIVE a three-state wire by multiple assign statements.

It is illegal to specify multiple assign statements to the same wire in a synthesizable code that will become an output port of the module. The synthesis tools give a syntax error that a net is being driven by more than one source. However, it is legal to drive a three-state wire by multiple assign statements.

Discussion

No Comment Found

Related InterviewSolutions

We Need To Sample An Input Or Output Something At Different Rates, But I Need To Vary The Rate? What's A Clean Way To Do This?
What Is Synthesis?
When Are Dft And Formal Verification Used?
There Are Two Major Fpga Companies: Xilinx And Altera. Xilinx Tends To Promote Its Hard Processor Cores And Altera Tends To Promote Its Soft Processor Cores. What Is The Difference Between A Hard Processor Core And A Soft Processor Core?
What Is Dft ?
What Is Lvs And Why Do We Do That. What Is The Difference Between Lvs And Drc?
What Is The Purpose Of Drc?
Suggest Some Ways To Increase Clock Frequency?
Given Two Asics. One Has Setup Violation And The Other Has Hold Violation. How Can They Be Made To Work Together Without Modifying The Design?
Compare Pll & Dll ?