Draw A Transmission Gate-based D-latch?

1.	Draw A Transmission Gate-based D-latch?
Answer» The Transmission-Gate's INPUT is CONNECTED to the D_LATCH data input (D), the CONTROL input to the Transmission-Gate is connected to the D_LATCH ENABLE input (EN) and the Transmission-Gate OUTPUT is the D_LATCH output (Q) The Transmission-Gate's input is connected to the D_LATCH data input (D), the control input to the Transmission-Gate is connected to the D_LATCH enable input (EN) and the Transmission-Gate output is the D_LATCH output (Q)

Answer»

The Transmission-Gate's INPUT is CONNECTED to the D_LATCH data input (D), the CONTROL input to the Transmission-Gate is connected to the D_LATCH ENABLE input (EN) and the Transmission-Gate OUTPUT is the D_LATCH output (Q)

The Transmission-Gate's input is connected to the D_LATCH data input (D), the control input to the Transmission-Gate is connected to the D_LATCH enable input (EN) and the Transmission-Gate output is the D_LATCH output (Q)

Discussion

No Comment Found

Related InterviewSolutions

Draw A Transmission Gate-based D-latch?
Suppose You Have A Combinational Circuit Between Two Registers Driven By A Clock. What Will You Do If The Delay Of The Combinational Circuit Is Greater Than Your Clock Signal?
How Do You Detect A Sequence Of "1101" Arriving Serially From A Signal Line?
Give The Truth Table For A Half Adder. Give A Gate Level Implementation Of The Same?
Design A Divide-by-3 Sequential Circuit With 50% Duty Circle?
Give A Circuit To Divide Frequency Of Clock Cycle By Two?
What Are The Different Adder Circuits You Studied?
How To Design A Divide-by-3 Sequential Circuit With 50% Duty Circle?
Which Are The Two Ways Of Converting A Two Input Nand Gate To An Inverter?
How To Detect Sequence Of "1101" Arriving Serially From Signal Line?

Draw A Transmission Gate-based D-latch?

Discussion

No Comment Found

Related InterviewSolutions

Reply to Comment