The corresponding min term when x=0, y=0 and z=1.(a) x.y.z’(b) X’+Y’+Z(c) X+Y+Z’(d) x’.y’.zThe question was posed to me in an interview for job.This intriguing question comes from SOP & POS in division Boolean Algebra and Logic Circuits of Computer Fundamentals

The corresponding min term when x=0, y=0 and z=1.(a) x.y.z’(b) X’+

1.	The corresponding min term when x=0, y=0 and z=1.(a) x.y.z’(b) X’+Y’+Z(c) X+Y+Z’(d) x’.y’.zThe question was posed to me in an interview for job.This intriguing question comes from SOP & POS in division Boolean Algebra and Logic Circuits of Computer Fundamentals
Answer» Right ANSWER is (d) x’.y’.z Best EXPLANATION: The MIN term is obtained by taking the complement of the ZERO values and taking the term with value 1 as it is. Here, x=0,y=0 and z=1, then the min term is x’y’z.

Discussion

No Comment Found

Related InterviewSolutions

The expression of a NAND gate is_______(a) A.B(b) A’B+AB’(c) (A.B)’(d) (A+B)’I got this question in homework.I'd like to ask this question from Universal Gates in section Boolean Algebra and Logic Circuits of Computer Fundamentals
Which of the following correctly describes the distributive law.(a) ( A+B)(C+D)=AB+CD(b) (A+B).C=AC+BC(c) (AB)(A+B)=AB(d) (A.B)C=AC.ABThis question was addressed to me by my college professor while I was bunking the class.The doubt is from Universal Gates topic in chapter Boolean Algebra and Logic Circuits of Computer Fundamentals
The ________ gate is an OR gate followed by a NOT gate.(a) NAND(b) EXOR(c) NOR(d) EXNORI got this question in an interview for internship.My question is taken from Universal Gates in portion Boolean Algebra and Logic Circuits of Computer Fundamentals
Number of outputs in a half adder _____________(a) 1(b) 2(c) 3(d) 0The question was posed to me during an interview.My question is taken from Universal Gates in portion Boolean Algebra and Logic Circuits of Computer Fundamentals
How many AND gates are required to realize the following expression Y=AB+BC?(a) 4(b) 8(c) 1(d) 2I had been asked this question in class test.My enquiry is from Universal Gates in section Boolean Algebra and Logic Circuits of Computer Fundamentals
The complement of the input given is obtained in case of:(a) NOR(b) AND+NOR(c) NOT(d) EX-ORI got this question in a job interview.The question is from Universal Gates topic in division Boolean Algebra and Logic Circuits of Computer Fundamentals
The following figure shows a ___________ gate.(a) NOR(b) NAND(c) EXOR(d) ORI have been asked this question by my school principal while I was bunking the class.Asked question is from Universal Gates topic in section Boolean Algebra and Logic Circuits of Computer Fundamentals
The Output is LOW if any one of the inputs is HIGH in case of a _________ gate.(a) NOR(b) NAND(c) OR(d) ANDI had been asked this question by my college professor while I was bunking the class.I'd like to ask this question from Universal Gates topic in section Boolean Algebra and Logic Circuits of Computer Fundamentals
A ____________ is a circuit with only one output but can have multiple inputs.(a) Logic gate(b) Truth table(c) Binary circuit(d) Boolean circuitThis question was addressed to me by my college professor while I was bunking the class.The doubt is from Universal Gates in chapter Boolean Algebra and Logic Circuits of Computer Fundamentals
There are 5 universal gates.(a) True(b) FalseI have been asked this question in an internship interview.My question is taken from Universal Gates in chapter Boolean Algebra and Logic Circuits of Computer Fundamentals

The corresponding min term when x=0, y=0 and z=1.(a) x.y.z’(b) X’+Y’+Z(c) X+Y+Z’(d) x’.y’.zThe question was posed to me in an interview for job.This intriguing question comes from SOP & POS in division Boolean Algebra and Logic Circuits of Computer Fundamentals

Discussion

No Comment Found

Related InterviewSolutions

Reply to Comment