Which of the following is an efficient method of cache updating?(a) Snoopy writes(b) Write through(c) Write within(d) Buffered writeThe question was asked in examination.I'd like to ask this question from Cache Memory in section Processor & Memory of Computer Fundamentals

Which of the following is an efficient method of cache updating?(a) Sn

1.	Which of the following is an efficient method of cache updating?(a) Snoopy writes(b) Write through(c) Write within(d) Buffered writeThe question was asked in examination.I'd like to ask this question from Cache Memory in section Processor & Memory of Computer Fundamentals
Answer» Right answer is (a) Snoopy writes To EXPLAIN: Snoopy writes is the efficient METHOD for updating the cache. In this CASE, the cache controller snoops or monitors the OPERATIONS of other bus MASTERS.

Discussion

No Comment Found

Related InterviewSolutions

If M denotes the number of memory locations and N denotes the word size, then an expression that denotes the storage capacity is ______________(a) M*N(b) M+N(c) 2M+N(d) 2M-NThe question was asked in my homework.The question is from Main Memory Organisation topic in portion Processor & Memory of Computer Fundamentals
What is the location of the internal registers of CPU?(a) Internal(b) On-chip(c) External(d) MotherboardI have been asked this question during an online exam.This interesting question is from Main Memory Organisation in division Processor & Memory of Computer Fundamentals
MAR stands for ___________(a) Memory address register(b) Main address register(c) Main accessible register(d) Memory accessible registerI have been asked this question during an online exam.Query is from Main Memory Organisation in chapter Processor & Memory of Computer Fundamentals
____________ storage is a system where a robotic arm will connect or disconnect off-line mass storage media according to the computer operating system demands.(a) Secondary(b) Virtual(c) Tertiary(d) MagneticThis question was posed to me in my homework.The query is from Main Memory Organisation in section Processor & Memory of Computer Fundamentals
Which of the following is independent of the address bus?(a) Secondary memory(b) Main memory(c) Onboard memory(d) Cache memoryI have been asked this question at a job interview.The doubt is from Main Memory Organisation in chapter Processor & Memory of Computer Fundamentals
Size of the ________ memory mainly depends on the size of the address bus.(a) Main(b) Virtual(c) Secondary(d) CacheThe question was asked in an interview for internship.This is a very interesting question from Main Memory Organisation in portion Processor & Memory of Computer Fundamentals
Any electronic holding place where data can be stored and retrieved later whenever required is ____________(a) memory(b) drive(c) disk(d) circuitThis question was posed to me in a national level competition.Question is taken from Main Memory Organisation in section Processor & Memory of Computer Fundamentals
The memory implemented using the semiconductor chips is _________(a) Cache(b) Main(c) Secondary(d) RegistersThe question was asked in an online quiz.This intriguing question comes from Main Memory Organisation topic in section Processor & Memory of Computer Fundamentals
Which of the following is the fastest means of memory access for CPU?(a) Registers(b) Cache(c) Main memory(d) Virtual MemoryThe question was posed to me in an interview for job.This is a very interesting question from Main Memory Organisation topic in division Processor & Memory of Computer Fundamentals
Cache memory is the onboard storage.(a) True(b) FalseThis question was addressed to me in an interview.The doubt is from Main Memory Organisation in chapter Processor & Memory of Computer Fundamentals

Which of the following is an efficient method of cache updating?(a) Snoopy writes(b) Write through(c) Write within(d) Buffered writeThe question was asked in examination.I'd like to ask this question from Cache Memory in section Processor & Memory of Computer Fundamentals

Discussion

No Comment Found

Related InterviewSolutions

Reply to Comment