1.

Outputs of the AND gate in PLD is known as ____________(a) Input lines(b) Output lines(c) Strobe lines(d) Control linesI got this question in unit test.Question is taken from Programmable Array Logic in portion Memory Devices of Digital Circuits

Answer»

The CORRECT choice is (B) Output lines

For EXPLANATION: Outputs of the AND gate in PLD is known as output lines.



Discussion

No Comment Found

Related InterviewSolutions