The term synchronous means ____________(a) The output changes state only when any of the input is triggered(b) The output changes state only when the clock input is triggered(c) The output changes state only when the input is reversed(d) The output changes state only when the input follows itI have been asked this question at a job interview.My query is from Master-Slave Flip-Flops in chapter Flip-Flops of Digital Circuits

The term synchronous means ____________(a) The output changes state on

1.	The term synchronous means ____________(a) The output changes state only when any of the input is triggered(b) The output changes state only when the clock input is triggered(c) The output changes state only when the input is reversed(d) The output changes state only when the input follows itI have been asked this question at a job interview.My query is from Master-Slave Flip-Flops in chapter Flip-Flops of Digital Circuits
Answer» Right answer is (B) The OUTPUT changes STATE only when the clock input is triggered The EXPLANATION is: The term SYNCHRONOUS means the output changes state only when the clock input is triggered. That is, changes in the output occur in synchronization with the clock.

Discussion

No Comment Found

Related InterviewSolutions

For D flip-flop to JK flip-flop, the characteristics equation is given by ___________(a) D=JQ(p)’+Q(p)K’(b) D=JQ(p)’+KQ(p)’(c) D=JQ(p)+Q(p)K’(d) D=J’Q(p)+Q(p)KI got this question in quiz.This interesting question is from Realisation of one Flip-flop using other Flip-flops topic in portion Flip-Flops of Digital Circuits
For realisation of D flip-flop from SR flip-flop, the external input is given through ___________(a) S(b) R(c) D(d) Both S and RI have been asked this question in an online quiz.The origin of the question is Realisation of one Flip-flop using other Flip-flops topic in portion Flip-Flops of Digital Circuits
For realisation of SR flip-flop from JK flip-flop, if S=1, R=0 & present state is 0 then the excitation input will be ___________(a) J=1, K=1(b) J=X, K=1(c) J=1, K=X(d) J=0, K=0The question was asked in an interview for job.This intriguing question originated from Realisation of one Flip-flop using other Flip-flops topic in section Flip-Flops of Digital Circuits
The K-map simplification for realisation of SR flip-flop from JK flip-flop is ___________(a) J=1, K=0(b) J=R, K=S(c) J=S, K=R(d) J=0, K=1This question was posed to me in semester exam.The question is from Realisation of one Flip-flop using other Flip-flops in division Flip-Flops of Digital Circuits
For realisation of SR flip-flop from JK flip-flop, if S=1, R=0 & present state is 0 then next state will be ___________(a) 1(b) 0(c) Don’t care(d) ToggleThis question was addressed to me by my school teacher while I was bunking the class.Query is from Realisation of one Flip-flop using other Flip-flops in division Flip-Flops of Digital Circuits
For realisation of SR flip-flop from JK flip-flop, the excitation input will be obtained from ___________(a) S and R(b) R input(c) J and K input(d) D inputI have been asked this question in an online quiz.Question is taken from Realisation of one Flip-flop using other Flip-flops in chapter Flip-Flops of Digital Circuits
For realisation of JK flip-flop from SR flip-flop, if J=1, K=0 & present state is 0(i.e. Q(n)=0) then excitation input will be ___________(a) S=0, R=1(b) S=X, R=0(c) S=1, R=0(d) S=1, R=1The question was posed to me in an international level competition.This key question is from Realisation of one Flip-flop using other Flip-flops in portion Flip-Flops of Digital Circuits
For realisation of JK flip-flop from SR flip-flop, the input J and K will be given as ___________(a) External inputs to S and R(b) Internal inputs to S and R(c) External inputs to combinational circuit(d) Internal inputs to combinational circuitThe question was asked in an online interview.My question comes from Realisation of one Flip-flop using other Flip-flops in division Flip-Flops of Digital Circuits
For realisation of JK flip-flop from SR flip-flop, if J=0 & K=0 then the input is ___________(a) S=0, R=0(b) S=0, R=X(c) S=X, R=0(d) S=X, R=XThe question was posed to me at a job interview.Origin of the question is Realisation of one Flip-flop using other Flip-flops topic in chapter Flip-Flops of Digital Circuits
To realise one flip-flop using another flip-flop along with a combinational circuit, known as ____________(a) PREVIOUS state decoder(b) NEXT state decoder(c) MIDDLE state decoder(d) PRESENT state decoderThis question was posed to me in homework.This intriguing question comes from Realisation of one Flip-flop using other Flip-flops topic in chapter Flip-Flops of Digital Circuits

Discussion

No Comment Found

Related InterviewSolutions

Reply to Comment