1.

VHDL is being used for _____________(a) Documentation(b) Verification(c) Synthesis oflarge digital design(d) All of the MentionedThe question was asked in an interview for job.The question is from Introduction to Hardware Description Language topic in portion Memory Devices of Digital Circuits

Answer»

Correct option is (d) All of the Mentioned

To explain I would say: The full form of VHDL is Verilog Hardware Description LANGUAGE. The acronym of VHDL itself captures the entire THEME of the language and it describes the hardware in the same manner as does the schematic. So, it is USED as documentation, verification and synthesis of large digital DESIGNS.



Discussion

No Comment Found

Related InterviewSolutions