1.

The Status flag circuit is implemented using _____(a) RS flip flop(b) D flip flop(c) JK flip flop(d) Xor circuitThis question was addressed to me in semester exam.This is a very interesting question from Parallel Port topic in chapter Input/Output Organisation of Computer Architecture

Answer»

The correct CHOICE is (B) D FLIP flop

To explain I would SAY: The circuit is implemented using the edge triggered D flip flop, that is triggered on the rising edge of the valid SIGNAL.



Discussion

No Comment Found

Related InterviewSolutions