1.

The summing outputs of a half or full-adder are designated by which Greek symbol?(a) Omega(b) Theta(c) Lambda(d) SigmaThis question was addressed to me in semester exam.The above asked question is from 4-Bit Parallel Adder/Subtractor in division Arithmetic Circuits of Digital Circuits

Answer»

Correct CHOICE is (d) SIGMA

Easy explanation: The SUMMING OUTPUTS of a half or full-adder are DESIGNATED by “sigma” which is a Greek symbol. This same symbol is used to signify the Minterms in case of an SOP expression.



Discussion

No Comment Found

Related InterviewSolutions