How instructions and data are accessed to pipeline stages of 80486 processor?(a) Through internal unified cache(b) Through external unified cache(c) Through external cache(d) Through multiple cachesI have been asked this question in a job interview.This intriguing question comes from Features of Intel in division Embedded Processors of Embedded Systems

How instructions and data are accessed to pipeline stages of 80486 pro

1.	How instructions and data are accessed to pipeline stages of 80486 processor?(a) Through internal unified cache(b) Through external unified cache(c) Through external cache(d) Through multiple cachesI have been asked this question in a job interview.This intriguing question comes from Features of Intel in division Embedded Processors of Embedded Systems
Answer» Right answer is (a) Through INTERNAL UNIFIED cache Easiest explanation: In order to have instruction and data to the pipeline, the 80486 has an internal unified cache to contain both data and INSTRUCTIONS. This HELPS in the independency of the PROCESSOR on external memory.

Discussion

No Comment Found

Related InterviewSolutions

Which level is an in-built nonmaskable interrupt in SPARC processor?(a) 15(b) 14(c) 13(d) 12I got this question in an online interview.I'm obligated to ask this question of The Sun SPARC RISC Model topic in portion Embedded Processors of Embedded Systems
How many bits does SPARC-V9 processor have?(a) 16(b) 32(c) 64(d) 128This question was addressed to me during a job interview.Question is taken from The Sun SPARC RISC Model topic in division Embedded Processors of Embedded Systems
How many bit accumulator does DSP56000 have?(a) 28(b) 56(c) 112(d) 14I got this question in an online interview.The origin of the question is The Berkeley RISC Model and Digital Signal Processing topic in division Embedded Processors of Embedded Systems
Which of the architectures are made to speed up the processor?(a) CISC(b) RISC(c) program stored(d) von NeumannI got this question in an interview.The query is from The Berkeley RISC Model and Digital Signal Processing topic in chapter Embedded Processors of Embedded Systems
How is memory accessed in RISC architecture?(a) load and store instruction(b) opcode instruction(c) memory instruction(d) bus instructionI had been asked this question in a national level competition.This interesting question is from RISC Processor topic in chapter Embedded Processors of Embedded Systems
How a stack is accessed?(a) By using code segment pointer(b) By using data segment register(c) By using stack segment register(d) By using heap segment registerThe question was posed to me by my school principal while I was bunking the class.The above asked question is from 8 Bit Accumulator Processor of Embedded System topic in chapter Embedded Processors of Embedded Systems
What is the range of values an 8-bit register can store?(a) 128(b) 64(c) 256(d) 32I have been asked this question in an interview for internship.My question is taken from 8 Bit Accumulator Processor of Embedded System topic in division Embedded Processors of Embedded Systems
What is the purpose of an accumulator?(a) Storing data and performing logical operations(b) Storing data and performing arithmetic and logical operations(c) Storing addresses(d) PointerThis question was addressed to me in a national level competition.My question is based upon 8 Bit Accumulator Processor of Embedded System in section Embedded Processors of Embedded Systems
Which is the first device by Intel, that started the microprocessor revolution?(a) 8080(b) 8086(c) 8087(d) 8088I had been asked this question in an interview for internship.Origin of the question is 8 Bit Accumulator Processor of Embedded System topic in chapter Embedded Processors of Embedded Systems
How many address register does the AAU of a DSP56000 have?(a) 8(b) 16(c) 24(d) 32The question was posed to me during an internship interview.The above asked question is from Examples of Embedded System Digital Signal Processing in division Embedded Processors of Embedded Systems

Discussion

No Comment Found

Related InterviewSolutions

Reply to Comment