Which of the following describes the connections between the entity port and the local component?(a) port map(b) one-to-one map(c) many-to-one map(d) one-to-many mapsThe question was posed to me in semester exam.This interesting question is from Introduction to VHDL in division Specification of Embedded Systems

Which of the following describes the connections between the entity po

1.	Which of the following describes the connections between the entity port and the local component?(a) port map(b) one-to-one map(c) many-to-one map(d) one-to-many mapsThe question was posed to me in semester exam.This interesting question is from Introduction to VHDL in division Specification of Embedded Systems
Answer» Correct answer is (a) port map The EXPLANATION: The port map describes the connection between the entity port and the local COMPONENT. The component is declared by component declaration and the entity ports are MAPPED with the port mapping.

Discussion

No Comment Found

Related InterviewSolutions

Which versions of the Verilog is known as System Verilog?(a) Verilog version 3.0(b) Verilog version 1.0(c) Verilog version 1.5(d) Verilog version 4.0The question was asked in an interview.I'd like to ask this question from Verilog and System Verilog in Embedded System topic in section Specification of Embedded Systems
What to TLM stand for?(a) transfer level modelling(b) triode level modelling(c) transaction level modelling(d) transistor level modellingI have been asked this question in an interview for internship.I need to ask this question from Introduction to VHDL-II topic in chapter Specification of Embedded Systems
Which model is used to denote the boolean functions?(a) switch level(b) gate level model(c) circuit level(d) layout modelThis question was posed to me during an interview for a job.The doubt is from Levels of Hardware Modelling topic in chapter Specification of Embedded Systems
Which models communicate between the components?(a) transaction level modelling(b) fine-grained modelling(c) coarse-grained modelling(d) circuit level modelThis question was posed to me in an interview.The above asked question is from Levels of Hardware Modelling in section Specification of Embedded Systems
Which of the following is the most frequently used circuit-level model?(a) SPICE(b) VHDL(c) Verilog(d) System VerilogI had been asked this question by my college director while I was bunking the class.Query is from Levels of Hardware Modelling topic in section Specification of Embedded Systems
Which model of SystemC uses the integer number to define time?(a) SystemC 1.0(b) SystemC 2.0(c) SystemC 3.0(d) SystemC 4.0The question was posed to me by my school principal while I was bunking the class.I need to ask this question from Introduction to VHDL-II topic in section Specification of Embedded Systems
Which model of SystemC uses floating point numbers to denote time?(a) SystemC 1.0(b) SystemC 2.0(c) SystemC 3.0(d) SystemC 4.0I got this question in an interview for job.This interesting question is from Introduction to VHDL-II in portion Specification of Embedded Systems
Which level simulates the algorithms that are used within the embedded systems?(a) gate level(b) circuit level(c) switch level(d) algorithmic levelI had been asked this question in homework.The query is from Levels of Hardware Modelling in portion Specification of Embedded Systems
Which of the following is standardised as IEEE 1364?(a) C(b) C++(c) FORTRAN(d) VerilogThe question was posed to me by my school teacher while I was bunking the class.This interesting question is from Verilog and System Verilog in Embedded System in portion Specification of Embedded Systems
What does VHSIC stand for?(a) very high speed integrated chip(b) very high sensor integrated chip(c) Verilog system integrated chip(d) Verilog speed integrated chipThe question was asked in examination.This intriguing question originated from Introduction to VHDL topic in division Specification of Embedded Systems

Discussion

No Comment Found

Related InterviewSolutions

Reply to Comment